This document describes the Serial Powering Interface (SPi) ASIC. SPi is a general purpose ASIC prototype designed for use in serial powering of silicon detector instrumentation. This description is written as a user manual to aid application, not as a design description.
Introduction
SPi is a generic custom ASIC, manufactured in 0.25μm CMOS by TSMC 1 , to interface between a constant current source and silicon detector read-out chips. There is no SEU (single event upset) protection, but most (not all) components are radiation tolerant design. An operating voltage of 1.2 to 2.5 volts and other design features make the IC suitable for a variety of serial powering architectures and ROICs. It should be noted that the device is likely to be a prototype for demonstration rather than a product for inclusion in a detector. The next design(s), SPin, are likely to be designed for a specific application (eg SLHC).
The component includes
• Seven bi-directional LVDS-like buffers for high data rate links to/from the read-out chips. These are AC coupled (series capacitor) off-chip for DC level conversion; • A programmable internal programmable shunt regulator to provide a defined voltage to readout chips when linked in a serial powering chain; • A programmable internal shunt regulator control circuit for external transistor control; • Shunt current measurement (for internal shunt regulator); • A programmable internal shunt regulator current alarm;
• Two programmable linear regulators. 
Component description
The main task of the ASIC is to supply constant voltage power to front-end electronic detector components. A programmable shunt regulator is provided to do this. A controller interfaces to a serial external bus and this can be used to set parameters including the shunt regulator voltage. Additional features are two linear voltage regulators and 7 programmable bi-directional LVDS drivers and three ADCs.
On power-up the chip resets into a defined default state: The shunt regulator is set at 1.5 volts and the SPi is ready to carry out commands from an external device such as a PC which we will define as a "SPi Master". A reset input can be used to set this condition at any time while the SPi is powered.
A number of SPis may be connected to the single "SPi Master" using a multi-drop bus consisting of 3 LVDS-like pairs as shown in figure 2. Note that LVDS (as defined by TIA/EIA-644 and the IEEE 1596.3 standards) cannot be used because the signals must be AC coupled. External capacitors AC couple (DC block) the data to/from each SPi because each SPI will operate at a different voltage with respect to the common ground within the SPi Master (this is the nature of serial powering). Thus local ground for each SPi and associated read-out chips will be different. Consequently only changes in serial data lines (rising and falling edges) are seen by the SPi chips. However the bus used is similar in that it uses voltage differentials over pairs of lines, can operate at similar speeds and is similarly immune to interference issues. The first of these LVDS-like pairs is a free-running (asynchronous) clock (s_clk) generated externally to the SPI. This is used within SPI to latch data (s_in), the second input. The third (s_out) is an output synchronised to the clock input. SPi name conventions as used by designers.
Once configured, most parameters will remain constant while the SPi is powered, but the SPi Master may command each SPi to report some parameters occasionally in a polled fashion.
Physical description

Dimensions
Spi dimensions are shown in Figure 3 .
Notes
• All connection pads are the same size, octagons, 80µm passivation opening.
• The 15 unlabled pads towards the left of centre (Figure 4 ) of the device are not connected.
• Approximate cut die size 2675µm x 5471µm (design size 2816µm 5722µm).
• Distance from similar outer-most pads to edge (as shown top left) is 100µm approx (exact measurement depends upon die cutting) • This is the "chip-pad-view", not PCB footprint for bump bonding. PCB footprint is mirror image.
• 68 "active" pads (including 4 unused, excluding un-labeled) + 76 power pins = 144 pads total. 
Pad identification
Control
A multi-drop AC-coupled serial data interface is used to configure and control SPi and allow operating parameters to be read. This means several SPi components can be connected to a single bus, consisting of S_CLK, S_IN, S_OUT and (optionally) H_RESET LVDS-like pairs. Each pair is referenced to the serial powering ground at the constant current power supply. This is shown in Figure 2 and, in more detail, in Figure 5 . A failure in a single SPi component is not likely to affect other components on the bus. Each SPi on a bus must have a unique identity specified by a chip address. Each SPi has five address bits which are hard-wired externally to define its address. There can be a maximum of 2 5 -2 = 30 SPi components on a single bus. (Two command addresses, 0 and 21 decimal, are assigned a special purpose (see section nnn)). Serialin is a common input to all SPis and a single LVDS termination resistance at the far end of the multi-drop pair (not shown in diagrams 2 and 5). Serial-out may be driven by any single SPi on the bus and has a single termination resistance. When a command is issued only one addressed SPi can reply to the command so there is no chance of bus contention. (But note that every SPi will respond to address 00000). Thus normal operation will be for the controller to command each connected SPi separately. A SPi will not send information unless commanded to do so by the controller.
Command data format
Commands are always issued from the Controller and a response is only issued from the single SPi with the corresponding address (where this is included in the circuit). Commands ( Figure 5 ) are always 32 bits long. Responses ( Figure 6 ) are always 8 bits long.
• For each group of bits the MS bit is set first (left-most in figures below and chronologically) • If the header (1100111) is not read correctly the rest of the command is ignored. The header is fixed for all SPis • If the address (CCCCC) does not match the hardware inputs chadr<0:4> the command is ignored by SPi.
• The trailer (0000) is not checked by SPi, but is added only to make the command 32 bits long. An 8 bit response is provided by the addressed SPi simultaneosly (actually, the each data bit is changed on the rising edge of S_CLK) to data sent in the command word.
• For each group of bits the MS bit is set first • Data corresponds to data set at the previous matching command (eg sending new shunt voltage command value -response is the previous shunt voltage value). • There are no "start of data" bits • There are no check bits.
• There is no way to read an existing value within SPi without changing to a new value.
Start of command (header)
The 7 bit bits at the start of each command (the header) are always checked by the SPi. These must be 1100111. If there is no match SPi will igniore the command.
Address
The 5 bit address in the command must match the 5 bit address set by the 5 address inputs (pads on SPi). If there is no match the Spi will igniore the command.
Register address
The 5 bit register address sets the parameter that will be set or read from SPi. Table 3 lists the registers.
Action
3-bit parameter. An action is carried out by the SPi according to Table 2 below. Note that the only useful action in most cercumstances is '001'. There is no 'read' action.
Value
An 8-bit parameter is passed to the SPi. This is required even for actions that ignore it.
trailing zeros
The last four bits should be zero to ensure a 32 bit command word. These bits are ignored by the SPi. Not defined 
Command electronic signals
Commands and data are sent to the SPi using LVDS-like pairs. Figure 8 shows a typical transaction. Figure 9 shows possible interactions with SPi. Note that S_OUT data changes on the rising edge of S_CLK. In practice command data has been most reliably sent when the data is changed (one bit to the next) while the clock is low. Data transitions when the clock is high can occasionally lead to failed reading of data values (although most of the command bits remain active in this case -that is, the command is operated, but values read are wrong).
Known problems
Some SPi commands are known to be unrelaible for operating voltages between 2.3 -2.6V. Notably setting the shunt regulator voltage and setting the COM port directions are known to fail in these circumstances. This problem is under investigation.
Application
The primary purpose of SPi is to provide the elements of a shunt regulator. These elements can be controlled and used in the following configurations.
Communication
Electrical connection details for serial communication are provided below.
A multi-drop AC-coupled serial data interface is used to configure and control SPi and allow operating parameters to be read. This means several SPi components can be connected to a single bus (consisting of S_CLK, S_IN, S_OUT and (optionally -see next section) H_RESET LVDS-like pairs referenced to the serial powering ground at the constant current power supply). Bus communication inputs to SPi (S_CLK, S_IN and H_RESET) are all identical. Figure 10 shows how these inputs may be connected. Bus communication output from SPi (S_OUT) is shown in Figure 11 . 
Local Reset
SPi is reset by setting RESET+ greater voltage than RESET-. This can be done locally using the circuit in Figure 13 . The reset signals are shown in Figure 14 . Note that the power supply should reach 1.5 volts within the reset period. The power supply used in testing is ITT model QL355TP, which powers up within about 20ms. Any changes in the operating voltage above 1.5 volts (by changing the digitally controlled voltage regulator for example) will not cause a further reset. 
Internal digital-controlled shunt regulator
SPi can be configured to provide the function of a shunt regulator using an internal transistor and controlled by serial digital command. In this case, shunt regulation heat is dissipated within SPi. By default (no commands given to SPi) SPi will be a 1.5 volt shunt regulator with appropriate wiring. 
Linear shunt regulation with external shunt transistor(s)
SPi can be configured to provide the function of a shunt regulator using an external transistor with the voltage set by fixed external resistors. In this case, shunt regulation heat is not dissipated within SPi. The front-end ASIC ABCn includes transistors for this purpose. 
Linear shunt regulation with internal shunt transistor(s)
SPi can be configured as above to provide the function of a shunt regulator but using an internal transistor. In this case, shunt regulation heat is dissipated within SPi. 
Functional Components
Digital control and monitoring
SPi includes registers listed in Table 3 . For each addressed registester, using action 001 (Table 2) , a new 8-bit value is recorded temoporarily and the old value is clocked out, bit by bit, MS bit first. On completion of the last bit (LS bit) the new value is copied into register and this new value chnages SPi operation.
Digital controlled shunt regulator and FETs
The internal digital controlled shunt regulator voltage is set by command 7 (see table  3 ). The 8 bit value of this command includes 3 bits defining the range and 5 bits setting the voltage within the range.The MS 3 bits of the command value set the voltage range and the LS 5 bits to set the voltage within that range. Note that is possible to set a voltage above the operating voltage of SPi (3 volts) that can damage the device if there is no voltage limitation. It is also possible to set the voltage below the nominal operation voltage range. In this case SPi subsequent behaviour is not defined and SPi should be reset.
Command 7 MS 3 bits
Volatge range
010
Middle voltage range (default) 001
Low voltage range 100
High voltage range 
Amplifier for analogue shunt regulator
This is a simple op-amp with two identiacal output drive circuits. The amplier is powered from the common SPi supply (Vdd and GND). Two independent outputs are provided to allow redundant control of the 2 shunt power dissipation transistors within one ABC-n.
Linear power supplies
The digitally controlled linear power supply outputs can give defined voltage to other front-end components such as the analogue sections within ABC-n which require a lower voltage than the digital sections.
Communication ports
Seven COM ports are provided within SPi. Each has idependantly programmable direction and current. The direction is specified by command (Table 3 ). Figure 16 shows the default directions. 
ADCs and alarms
An alarm output is provided. The alarm is set when any one of three currents (shunt current, or either linear regulator output) exceeds a predefined value for a predefined time. The alarm output must be enabled by an external SPi input. The alarm and ADC values can be read through the digital interface. See Table 3 . Figure 16 shows measured shunt regulator voltage at specified current through the regulator for each command value. One graph is shown for each of the three ranges (see table nnn above). Of the possible 32 voltages within each range, some are repeated values and others excede the working voltage of SPi so should NOT be selected. Figure 16 shows only those voltages that can be reached safely. Note also that there is a problem within SPi that affects setting some parameters when the supply voltage excedes 1.5 volts so command values should be set while at 1.5 volts and the final command value should set the shunt voltage higher if needed. Figure 17 shows how the read current ADC (command 24) varies with shunt regulator current. 
Testing
Digital controlled shunt regulator
Linear regulators
The internal linear regulator voltages are set (4 bits) by command 9, 10 and 11 (see table 3 ). Figure 21 show measured operating parameters. 
COM ports
The seven COM ports deign is identical. Each is programmed to input from two pads and out put from two pads in a programmed direction (Table 3 command 1) , with a programmed drive current (Table 3 commands 2 to 6, 4 bits per port). Each COM port is fully independant and the control ports (S_CLK, S_IN, S_OUT and RESET) use the same design, but are fixed direction. Drive current is measured as the current between the output pads with zero ohm load (ie through current meter). This may be used to calculate the equivalent output impedance. In practice, 250mA, air cooled, is no problem. Note that the shunt regulator can be configured to more than 3 volts, but this voltage must not be applied.
Block description
Control
Serial SPi interface data is used to configure SPi components and allow operating parameters to be read. A multi-drop serial data configuration has been chosen as the interface, this means several SPi components can be connected to a single bus (consisting of clock, serial-in, h_reset and serial-out LVDS pairs referenced to the serial powering ground at the constant current power supply). This is shown in Figure  2 and, in more detail, in Figure 3 . A failure in a single SPi component is unlikely to affect other components on the bus compared to the alternative of a daisy chained control configuration. The penalty is that each SPi on a bus must have a unique identity specified by a chip address. Each SPi has five address bits which are hardwired externally to define its address. Thus there can be a maximum of 2 5 = 32 SPis on a single bus (plus one SPi Master). In practise there can be only 30 SPis on a single bus because two addresses (0 and 21 decimal) are assigned a special purpose (see section 6). Serial-in is driven only by the SPi Master and there is a single LVDS termination resistance at the far end of the multi-drop pair (not shown in diagrams 2 and 3). Serial-out may be driven by any SPi on the bus and has a single termination resistance at the SPi Master. When a command is issued by the SPi Master only the one addressed SPi can reply to the command so there is no chance of bus contention. (But note that every SPi will respond to address 00000). Thus normal operation will be for the controller to poll the connected SPis periodically to check the status. A SPi will not send information unless commanded to do so by the controller.
All parameters sent through the serial links are in binary notation. Most significant bit first, least significant bit last.
Electrically, positive data outputs are normally low, with high going level indicating "1" and low indicating "0". The clock is generated by the SPi Master and may be run continuously or only when data is to be clocked and is a simple square wave. Serial data may be set on the falling edge of the clock and is read on the rising edge by SPi.
Linear regulators
There are two identical linear regulators within the chip, referred to as A and B. See figure 6. Each linear regulator
• has an output available externally -this is not used within the chip.
• has an associated ADC measuring the regulator current that can be read by the controller which in turn can be read by the SPi Master.
• is separately programmable to provide one of 16 pre-set output voltages, each with a 16 level (4 bit) fine adjustment.
• has an idle input (available externally on the chip) -when set to idle, the output is undefined and the regulator is disabled. • has a programmable alarm level. The status of this alarm can be read by the controller and reported to the SPi Master.
The alarm line output from the ADC goes only to the controller. This can be read by the SPi Master, but no action is taken within the SPi chip and the line is not available externally. The alarm does not latch, but there is a programmable delay between overcurrent and raising the alarm. 
Shunt regulators
The main shunt regulator can be programmed to set a voltage for front-end components.
Front-end components can be protected from damage by a trip voltage sense. Note that if the current exceeds the trip value, voltage to the read-out chips will be collapsed (and also to the SPi). In this event the constant current through the SPi will remain and will continue to provide power to other SPis in the serial powering chain, but there will be less power consumed by the tripped SPi. Note that the internal shunt transistor cannot be disabled. In order to use external shunt regulation, the internal shunt regulator should be set to its highest voltage or the line Vshunt should be tied low. When using an external shunt regulator, the internal alarm will not be used because the internal shunt regulator is not active. 
Test environment
SPi Daughter (SPiD) PCB
Red is the "top" view -this is the side that SPi will be bonded to and will be visible when fitted to the bigger test PCB. Drawings in this section are mirror image of manufactured PCBs and are presented this way to be consistent with supplied information and diagrams previously shown in this document. Hence top copper layer has mirror image text. Bottom copper is as viewed through the PCB and so does not appear mirrored here.
Daughter PCB is designed to enable wire-bonding OR soldering to Mother Board. Thin PCBs will be used to maximise heat transfer to a cooling plate for higher current tests. 
